Abstract-An improved control strategy of standard power factor preregulators (PFP's) is proposed, which allows fast output voltage response while maintaining a high power factor. This is obtained by compensating for the intrinsic low-frequency output voltage ripple, thus allowing a higher bandwidth of the output voltage control loop.
I. INTRODUCTION

I
N THE ATTEMPT to meet standard regulations and recommendations (like IEC 1000-3-2), many rectifier topologies were proposed that provide almost unity power factor. In these converters, the main effort is devoted to the quality of the input current waveform, while, especially with simple singleswitch topologies like the boost one, the dynamic response of the output voltage is sacrificed [1] . In fact, due to the input power fluctuation, the output voltage contains a lowfrequency ripple at twice the line frequency that affects the input current waveform unless the voltage loop bandwidth is kept well below the line frequency (typically, 20 Hz).
Many techniques have been proposed in literature in order to overcome this problem. For example, in [2] , the use of sliding mode control was proposed, which allows faster response to the detriment of a higher input current distortion.
Most of the proposed solutions are aimed to remove the low-frequency ripple from the feedback signal so as to allow a higher voltage loop bandwidth. For example, in [3] , different techniques like notch filters, sampling networks, and the so-called "regulation band approach" were analyzed. These solutions have the advantage of a limited increase of the controller complexity and, above all, they do not require additional sensing devices. The main limitation is represented by the moderate improvement achievable in the output voltage dynamic.
Better performances can be obtained by using ripple compensation techniques like those proposed in [4] and [5] . In Publisher Item Identifier S 0885-8993(97)01848-6.
these solutions, the drawbacks are represented by the need of a precise load-power estimation, which requires sensing of the load current, and an increased control complexity [multipliers/dividers, phase-locked loop (PLL), estimators, etc.]. This paper presents a solution based on the ripple compensation technique, which allows a good compromise between dynamic response and control complexity.
The proposed approach features: 1) no need of additional sensing; 2) good output voltage ripple estimation, even in the presence of distorted line voltage; 3) universal input voltage range; 4) limited control complexity; 5) a voltage loop bandwidth in the 100-200 Hz range, which avoids significant input current distortion in the presence of small errors in the ripple estimation, while still giving satisfactory performances in terms of speed of response and overshoot limitation. The added control complexity is limited to a multiplier (besides the one needed to build the input current reference signal) plus simple analog circuitry, which can easily be integrated with the standard control in a single integrated circuit (IC).
The approach is general in the sense that it can be applied to any power factor preregulator (PFP) with current mode control; the boost converter is taken as an example.
Issues regarding the impact of a nonperfect ripple compensation on the input current waveform are analyzed, and design criteria for the voltage loop compensator are also given. Experimental results of a boost converter with average current control confirm the validity of the approach.
II. BASICS OF PFP
A boost PFP with current control is shown in Fig. 1 [1] . The rectified line voltage is sensed and then multiplied by output of the voltage error amplifier to form sinusoidal current reference . Then, a large-bandwidth current loop forces the input current to follow, as close as possible, its reference, i.e.
(1)
The voltage loop keeps the average output voltage near voltage reference by adjusting so as to vary the amplitude of the input current. In the assumption of unity power factor and negligible input inductor energy, the 0885-8993/97$10.00 © 1997 IEEE fluctuating input power causes a low-frequency voltage ripple across , which depends only on the load current and is given by (2) where is the line angular frequency (rad/s) and is the output power. This holds provided that the voltage loop has a bandwidth well below the line frequency in order to avoid a variation of within the line cycle, which would cause input current distortion.
III. PROPOSED CONTROL SCHEME
In the steady state, output voltage is composed by a dc value equal to and a ripple component , given by (2), i.e., . The proposed control scheme is based on the principle of output voltage ripple cancellation [4] , [5] . This means that ripple is estimated and subtracted to , so that the voltage error amplifier processes a ripple-free signal.
According to (2) , estimation of requires a sinusoidal waveform at twice the line frequency with an amplitude proportional to the output power. In the literature [4] , [5] , signal is generated by using a PLL, which gives the waveform , and by sensing the load current to produce a signal proportional to the load power. Besides the use of an additional sensing, the drawback of this approach is that it works well only with a pure sinusoidal line voltage, since the presence of harmonics in the input voltage causes the ripple signal to deviate from (2).
This paper presents an alternative approach to estimate : in fact, under unity power factor assumption, the input power is given by (3) where is the average input power and is the converter efficiency. Comparison between (2) and (3) shows that can be estimated from the signal by eliminating the dc component , multiplying the result by a proper gain, and phase shifting by 90 .
These operations can be provided by the simple compensation network , which is used instead of in the assumption of a large current loop bandwidth. Then, block provides the estimated ripple signal that is finally subtracted to , thus providing a ripple-free signal for the voltage error amplifier.
Since the reconstructed ripple signal is proportional to the power, as requested by (2), its action is not affected by load and/or input voltage variations; the PFP can therefore be used with a wide-input voltage range.
It is worthwhile to observe that network may cause errors in the estimation of due to the presence of the derivative action, especially in the case of a significant harmonic content in the input voltage. In fact, while the powerstage output filter -attenuates higher harmonics in the output voltage ripple, network performs an opposite action, thus increasing the harmonic content in the estimated signal.
In order to overcome this problem, the compensation network must provide: 1) 90 phase shift; 2) elimination of the dc term; 3) first-order attenuation of higher harmonics (similarly to the -filter).
These goals can be accomplished by using a bandpass filter tuned at twice the line frequency [which satisfies points 2) and 3)], followed by a phase-shifting network to satisfy point 1) (the latter can be implemented by means of a negative real pole and a positive real zero at the same frequency ).
IV. CONTROLLER DESIGN
This section embodies some considerations useful for a preliminary controller design.
A. Current Loop Design
As shown in Fig. 2 , in the average current mode control, the input inductor current is sensed, compared to a sinusoidal reference value , and then processed by a suitable current error amplifier , which generates the proper driving signal for the switch by comparison with a fixed ramp. The current error amplifier generally proposed in literature has a transfer function with two poles and one zero, i.e., (5) where is placed above half the switching frequency to filter out the high-frequency ripple of the sensed inductor current. Integrator gain and zero are chosen to give the desired bandwidth and phase margin to the current loop [1] .
B. Voltage Loop Design
The voltage loop controller keeps the average output voltage close to constant reference voltage by properly adjusting the amplitude of the inductor current reference. A model applicable for frequencies below the line frequency and useful for designing the voltage error amplifier can be found in [6] ; however, this model is no longer valid for frequencies above the line frequency.
According to [3] , a different model can be obtained by averaging, over a switching cycle, the converter equations and then using a small-signal approximation. In the assumption of negligible low-frequency voltage drop across the input inductance, the transfer function between and is (6) where
where , is the peak value of the rectified input voltage, and is the output impedance of the small-signal model equal to the ratio between nominal output voltage and current [6] . Equations (6)-(9) hold for resistive load; similar relations can be found for constant-power load by simply taking an infinite in (6)-(9) (note that is equal to for constant-power load).
As we can see, while the right half plane (RHP) zero in is independent of angle , the gain and the pole depend on it. Consequently, this model is not useful for designing the compensator network of a PFP unless a simple proportional controller is considered. In this case, stability criteria can be obtained [7] , but any integral action inside the controller makes a stability analysis very complex.
Following [8] , a simple and accurate small-signal model for boost high power factor converters, with constant switching frequency, can be derived. In [8] , it is shown that for frequencies below the current loop crossover frequency, the following time-invariant linear model holds for resistive load:
Model (10) corresponds to (6) for . It is interesting to note that this choice corresponds to averaging, in (6)-(9), all the time-varying terms, as it was proposed in [3] . Note also that, whenever can be neglected, model (10) corresponds to that obtained in [6] . Similar considerations arise when a constant-power load is analyzed.
According to (10), as long as is negligible (as it normally is), the voltage loop controller can be designed to have a bandwidth up to , where is the bandwidth of the current loop so that the assumption of perfect tracking of holds. Even though this approach is possible in theory, as it was proposed in [4] , the effect of a nonperfect compensation of the output voltage fluctuating term must be also taken into account. As a consequence, the analysis reported in Section V demonstrated that a reasonable tradeoff between input current distortion and speed of response yields to a 100-200-Hz voltage loop bandwidth range.
Note that the design of the voltage loop proportional integral (PI) controller, based on (10), holds in the assumption of neglecting the dynamic effect of the compensator loop. In fact, the scheme of Fig. 2 cannot be considered a feedforward action because of the loop formed by the two multipliers M1 and M2, the voltage error amplifier, and the compensation network. However, simulations showed that the compensator loop does not introduce any instability problem and does not affect appreciably the converter dynamic behavior.
Note that this compensation scheme allows the use of the well-known input voltage feedforward technique, where the current reference signal is divided by the square of the input voltage rms value [3] . However, in this case, the voltage loop gain must be properly changed (it becomes independent of the input voltage rms value). 
V. PERFORMANCE EVALUATION OF THE COMPENSATOR NETWORK
The analysis of the impact of a nonperfect compensation on input current distortion can be done through the block diagram of Fig. 3 , which shows both the voltage and compensator loop.
In the steady state ( ), a perfect ripple estimation [ ] keeps to zero so that is constant and is free of any distortion; whenever an estimation error occurs [ ], some harmonic terms appear in , thus, in , each of them contributes to create other harmonics through multiplications by the timevaring terms . In order to estimate the harmonic content of the input current in steady state, error voltage was expressed in a Fourier series considering a limited number of harmonics. The Fourier coefficients were calculated by using the MATHEMATICA package, following the relations and constraints given by the two loops of the block scheme of Fig. 3 , thus obtaining the harmonic content of . Then, the input current total harmonic distortion (THD) is derived from the harmonic content of in the assumption of perfect tracking of the current loop control. This derivation depends on the voltage loop controller parameters.
A. Effects of Voltage Loop Bandwidth on Input Current Distortion
Following the approach outlined above, the diagram of Fig. 4 was derived; it shows input current distortion (THD) versus voltage loop bandwidth for an amplitude relative error of 5% and 15% in when a P-I compensator with 60 of phase margin is used. As expected, the THD rapidly increases when the bandwidth increases, thus imposing a tradeoff between the needs of high power factor and fast dynamic response. Fig. 4 shows that a voltage loop bandwidth between 100-200 Hz is a good choice.
B. Magnitude Errors on
In order to estimate with the right amplitude, gain must have the value given by (4b). While output voltage is fixed and line frequency does not change significantly, the accuracy of determination of efficiency and output capacitance can be low. In particular:
1) being the output capacitor of the electrolytic type, it has a wide tolerance; moreover, its value may change with temperature; 2) the efficiency depends not only on power-stage topology and components, but also on output power level; this means that the efficiency value in (4b) must be referred to the rated power in order to perform the best compensation in the nominal condition; however when the power decreases, the compensation get worse. The effect on the input current THD, caused by an estimation error on , is shown in Fig. 5 , where the voltage loop bandwidth is kept constant at 100 Hz. As we can see, with this choice, the THD is limited to 5% when the relative error is 10%.
C. Phase Errors
Some phase shift may occur in the compensating signal due mainly to: 1) noncorrect phase shift introduced by compensator ; 2) low current loop bandwidth, which causes actual input current to deviate from reference ; 3) nonnegligible inductor energy, as compared to the mean 
input power, so that (2) is no longer valid. In this case, a phase shift appears, which is given by (11) where and are the rms value of the input voltage and inductor current, respectively. The effect on the input current THD, due to a phase-shift error on , is shown in Fig. 6 , where the voltage loop bandwidth is still kept at 100 Hz. As we can see, the distortion remains within reasonable limits at moderate phaseshift errors.
D. Nonsinusoidal Conditions
If the input voltage is nonsinusoidal, the input current gets distorted, causing higher harmonics to appear in . Since the harmonics in the input power are filtered out by the output -filter, problems may arise when compensator (4) is used due to its derivative action, which amplifies the harmonics in the input power. This problem is avoided by using the alternative compensator network proposed at the end of Section III, which better emulates the power-stage behavior.
VI. EXPERIMENTAL RESULTS
A boost PFP with average current mode control was implemented and tested. The parameters are reported in Table I .
In order to test the performance improvement due to the proposed compensation scheme, two different controllers were implemented: one following standard rules without compensation network [1] and the other according to the proposed control strategy. In both cases, the following regulators are used:
(12) (13)
The current amplifier parameters are chosen in order to have a crossover frequency equal to 15 kHz and a phase margin of 60 . For the voltage amplifier, the crossover frequency is 20 Hz for standard design and 100 Hz for the compensated control scheme, while the phase margin is 60 for both. In Fig. 7 , the output voltage behavior for a load variation from 10% to 100% of rated power and vice versa is reported: a comparison between standard approach and compensated scheme reveals that both deviation from reference value and settling time are considerably improved by using the proposed compensation scheme. Note also that the overshoot at load disconnection is just slightly higher than ripple amplitude at rated power.
The rectified input current in the same conditions is reported in Fig. 8 . It is worthwhile to observe the different current amplitudes measured with the two control schemes. In fact, in the prototype with a standard controller, a higher third harmonic is present in the input current, which causes a reduction of the current amplitude for the same power.
This fact is revealed also by a comparison of the normalized line current spectra reported in Fig. 9 : the higher input current distortion with standard controller reveals a too high voltage loop bandwidth and/or a poor attenuation of at twice the line frequency.
The effect of the compensating network is shown in Fig. 10 , which reports the low-frequency output voltage ripple before and after compensation. As we can see, the ripple is not perfectly cancelled, even after tuning the gain of . This is caused by the tolerance in the filter parameters of , which introduces a phase shift in the compensating signal. The line voltage and input current waveforms are shown in Fig. 11 : voltage THD is 3.2%, while current THD is 4.2%. The power factor is 0.998.
VII. CONCLUSIONS
A compensation scheme for the low-frequency output voltage ripple of standard PFP's is proposed, which allows fast response to load-step changes and high power factor. This solution does not require additional sensing devices, but only a multiplier and simple analog circuitry. Moreover, it works properly in a wide-input voltage range.
Experimental results of a boost PFP with average current control confirm the validity of the approach.
